

Mail Stop:

Issue Fee PATENT

0509-1032

IN THE U.S. PATENT AND TRADEMARK OFFICE

In re application of

Romain DESPLATS et al.

Conf. 5660

Application No. 09/831,525

Group 2133

Filed May 10, 2001.

Examiner C. Britt

METHOD AND INSTALLATION FOR FAST

FAULT LOCALIZATION IN AN INTEGRATED

CIRCUIT

SUBMISSION OF DRAWINGS

Assistant Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

August 16, 2004

Sir:

In response to PTOL-37 mailed May 17, 2004, replace the drawings originally filed with the accompanying new drawings.

Respectfully submitted,

YOUNG & THOMPSON

Robert J. Patch, Reg. No. 17,355

745 South 23rd Street Arlington, VA 22202

Telephone (703) 521-2297

Telefax (703) 685-0573

703) 979-4709

RJP/at